Abstract: A multiplying delay-locked loop (MDLL) for high-speed on-chip clock generation that overcomes the drawbacks of phase-locked loops (PLLs) such as jitter accumulation, high sensitivity to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results