In this work, we describe modeling and simulation methodologies by Verilog-A of the phase-locked loop (PLL). We model the affects by the variation of the power supply voltage to component circuits in ...