Routing algorithms in VLSI design form the backbone of interconnect synthesis, ensuring that circuit elements are connected efficiently while conforming to strict physical and timing constraints.

Researchers from EPFL, AMD, and the University of Novi Sad have uncovered a long-standing inefficiency in the algorithm that programs millions of reconfigurable chips used worldwide, a discovery that ...