As the transistor geometry shrinks, more transistors are packed on to a single chip, reducing manufacturing cost on a per-transistor basis. The result, however, is more transistors to test; hence, ...