VYUsync’s HEVC 4Kp60, 4:2:2, 10-bit Decoder Core is a highly optimized universal video decompression engine. The Decoder has been tested with more tha ...
GRENOBLE, France--(BUSINESS WIRE)--Allegro DVT, the leading provider of video processing silicon IPs and video compliance streams, has announced that its D310 AV1 Decoder silicon IP now supports ...
April 11, 2014 -- Chips&Media Inc. a leading provider of video IP core, announced today that they has signed a licensing agreement with one of the major fabless companies for WAVE410™v2- HEVC 4:2:0 ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback